Signal Integrity & High-Speed Digital Design
Getting a signal from one chip to another intact: transmission lines, return paths, materials, vias, crosstalk, jitter, power integrity, timing budgets, de-embedding and channel operating margin. Every number is computed by a model and checked against published worked examples.
17 decks, 188 slides; 20 cross-checks against published results, the largest difference 2.44 %.